Alex K. Jones - researchr alias

researchr

You are not signed in
Sign in
Sign up

2011

Two-hop Free-space based optical interconnects for chip multiprocessorsAhmed Abousamra, Rami G. Melhem, Alex K. Jones. nocs 2011: 89-96 [doi]

NoC-aware cache design for multithreaded execution on tiled chip multiprocessorsAhmed Abousamra, Alex K. Jones, Rami G. Melhem. hipeac 2011: 197-205 [doi]

2010

2009

A design automation and power estimation flow for RFID systemsSwapna R. Dontharaju, Shen Chih Tung, James T. Cain, Leonid Mats, Marlin H. Mickle, Alex K. Jones. todaes, 14(1), 2009. [doi]

A low-power CMOS thyristor based delay element with programmability extensionsColin J. Ihrig, Gerold Joseph Dhanabalan, Alex K. Jones. glvlsi 2009: 297-302 [doi]

Guest Editor s Note: Large Scale Parallel ProcessingAlex K. Jones, Darren J. Kerbyson, Ramakrishnan Rajamony, Charles C. Weems. ppl, 19(4):487-490, 2009. [doi]

Interconnect customization for a hardware fabricGayatri Mehta, Justin Stander, Mustafa Baz, Brady Hunsaker, Alex K. Jones. todaes, 14(1), 2009. [doi]

Guest Editors Introduction to Security in Reconfigurable Systems DesignPatrick Schaumont, Alex K. Jones, Steve Trimberger. trets, 2(1), 2009. [doi]

Compiler Techniques for Efficient Communications in Circuit Switched Networks for Multiprocessor SystemsShuyi Shao, Alex K. Jones, Rami G. Melhem. tpds, 20(3):331-345, 2009. [doi]

Non-uniform fat-meshes for chip multiprocessorsYu Zhang, Alex K. Jones. ipps 2009: 1-8 [doi]

Non-Uniform Fat-Meshes for Chip MultiprocessorsYu Zhang, Alex K. Jones. ppl, 19(4):595-617, 2009. [doi]

2008

A two-stage hardware scheduler combining greedy and optimal schedulingRaymond R. Hoare, Zhu Ding, Alex K. Jones. jpdc, 68(11):1437-1451, 2008. [doi]

Introduction to the special section on demonstrable software systems and hardware platforms IIAlex K. Jones, Robert Walker. todaes, 13(3), 2008. [doi]

Radio frequency identification prototypingAlex K. Jones, Swapna R. Dontharaju, Shen Chih Tung, Leonid Mats, Peter J. Hawrylak, Raymond R. Hoare, James T. Cain, Marlin H. Mickle. todaes, 13(2), 2008. [doi]

Guest Editor s Note: Large-Scale Parallel ProcessingAlex K. Jones, Darren J. Kerbyson, Ramakrishnan Rajamony, Charles C. Weems. ppl, 18(4):449-451, 2008. [doi]

Symbolic Expression Analysis for Compiled CommunicationAlex K. Jones, Shuyi Shao, Yu Zhang, Rami G. Melhem. ppl, 18(4):567-587, 2008. [doi]

Reducing energy by exploring heterogeneity in a coarse-grain fabricGayatri Mehta, Colin J. Ihrig, Alex K. Jones. ipps 2008: 1-8 [doi]

Symbolic expression analysis for compiled communicationShuyi Shao, Yu Zhang, Alex K. Jones, Rami G. Melhem. ipps 2008: 1-8 [doi]

Physical layer design automation for RFID systemsShen Chih Tung, Alex K. Jones. ipps 2008: 1-8 [doi]

A CAM-based intrusion detection system for single-packet attack detectionYing Yu, Raymond R. Hoare, Alex K. Jones. ipps 2008: 1-8 [doi]

2007

2006

Interconnect routing and scheduling - Level-wise scheduling algorithm for fat tree interconnection networksZhu Ding, Raymond R. Hoare, Alex K. Jones, Rami G. Melhem. sc 2006: 96 [doi]

Technology Mapping for Field Programmable Gate Arrays using Content-Addressable Memory (CAM)Raymond R. Hoare, Ivan S. Kourtev, Alex K. Jones. fccm 2006: 299-300 [doi]

Rapid VLIW Processor Customization for Signal Processing Applications Using Combinational Hardware FunctionsRaymond R. Hoare, Alex K. Jones, Dara Kusic, Joshua Fazekas, John Foster, Shen Chih Tung, Michael L. McCloud. ejasp, 2006, 2006. [doi]

Interconnect routing and scheduling - A near-optimal real-time hardware scheduler for large cardinality crossbar switchesRaymond R. Hoare, Zhu Ding, Alex K. Jones. sc 2006: 94 [doi]

Reducing power while increasing performance with superciscAlex K. Jones, Raymond Hoare, Dara Kusic, Gayatri Mehta, Joshua Fazekas, John Foster. tecs, 5(3):658-686, 2006. [doi]

An automated, reconfigurable, low-power RFID tagAlex K. Jones, Raymond R. Hoare, Swapna R. Dontharaju, Shen Chih Tung, Ralph Sprang, Joshua Fazekas, James T. Cain, Marlin H. Mickle. dac 2006: 131-136 [doi]

Passive active radio frequency identification tagsAlex K. Jones, Swapna R. Dontharaju, Shen Chih Tung, Peter J. Hawrylak, Leonid Mats, Raymond R. Hoare, James T. Cain, Marlin H. Mickle. ijrfita, 1(1):52-73, 2006. [doi]

Entropy Based Evaluation of Communication Predictability in Parallel ApplicationsAlex K. Jones, Jiang Zheng, Ahmed Amer. ieicet, 89-D(2):469-478, 2006. [doi]

A Field Programmable RFID Tag and Associated Design FlowAlex K. Jones, Raymond R. Hoare, Swapna R. Dontharaju, Shen Chih Tung, Ralph Sprang, Joshua Fazekas, James T. Cain, Marlin H. Mickle. fccm 2006: 165-174 [doi]

Technology mapping for Field Programmable Gate Arrays using Content-Addressable Memory (CAM)Joshua M. Lucas, Raymond Hoare, Ivan S. Kourtev, Alex K. Jones. mam, 30(7):445-456, 2006. [doi]

A Low-Energy Reconfigurable Fabric for the SuperCISC ArchitectureGayatri Mehta, Raymond R. Hoare, Justin Stander, Alex K. Jones. fccm 2006: 309-310 [doi]

A Low-Energy Reconfigurable Fabric for the SuperCISC ArchitectureGayatri Mehta, Justin Stander, Joshua M. Lucas, Raymond R. Hoare, Brady Hunsaker, Alex K. Jones. jolpe, 2(2):148-164, 2006. [doi]

Design space exploration for low-power reconfigurable fabricsGayatri Mehta, Raymond R. Hoare, Justin Stander, Alex K. Jones. ipps 2006: [doi]

Speech Silicon: An FPGA Architecture for Real-Time Hidden Markov-Model-Based Speech RecognitionJeffrey William Schuster, Kshitij Gupta, Raymond Hoare, Alex K. Jones. ejes, 2006, 2006. [doi]

A compiler-based communication analysis approach for multiprocessor systemsShuyi Shao, Alex K. Jones, Rami G. Melhem. ipps 2006: [doi]

A hybrid encoding scheme for efficient single-cycle range matching in content addressable memoryYing Yu, Raymond R. Hoare, Alex K. Jones, Ralph Sprang. iscas 2006: [doi]

2005

On the Feasibility of Optical Circuit Switching for High Performance Computing SystemsKevin J. Barker, Alan F. Benner, Raymond R. Hoare, Adolfy Hoisie, Alex K. Jones, Darren J. Kerbyson, Dan Li, Rami G. Melhem, Ramakrishnan Rajamony, Eugen Schenfeld, Shuyi Shao, Craig B. Stunkel, Peter Walker. sc 2005: 16 [doi]

Switch Design to Enable Predictive Multiplexed Switching in Multiprocessor NetworksZhu Ding, Raymond R. Hoare, Alex K. Jones, Dan Li, Shou-Kuo Shao, Shen-Chien Tung, Jiang Zheng, Rami G. Melhem. ipps 2005: [doi]

A framework for the design, synthesis and cycle-accurate simulation of multiprocessor networksRaymond R. Hoare, Zhu Ding, Shen Chih Tung, Rami G. Melhem, Alex K. Jones. jpdc, 65(10):1237-1252, 2005. [doi]

An FPGA-based VLIW processor with custom hardware executionAlex K. Jones, Raymond Hoare, Dara Kusic, Joshua Fazekas, John Foster. fpga 2005: 107-117 [doi]

Extracting Speedup From C-Code With Poor Instruction-Level ParallelismDara Kusic, Raymond Hoare, Alex K. Jones, Joshua Fazekas, John Foster. ipps 2005: [doi]

Optimizing Technology Mapping for FPGAs Using CAMsJoshua M. Lucas, Raymond Hoare, Alex K. Jones. fccm 2005: 293-294 [doi]

High-Level Synthesis for Low Power Hardware Implementation of Unscheduled Data-Dominated CircuitsXiaoyong Tang, Tianyi Jiang, Alex K. Jones, Prithviraj Banerjee. jolpe, 1(3):259-272, 2005. [doi]

Behavioral Synthesis of Data-Dominated Circuits for Minimal Energy ImplementationXiaoyong Tang, Tianyi Jiang, Alex K. Jones, Prithviraj Banerjee. vlsid 2005: 267-273 [doi]

2004

Handling Data Streams while Compiling C Programs onto HardwareRajarshi Mukherjee, Alex K. Jones, Prithviraj Banerjee. isvlsi 2004: 271-272 [doi]

2003

An automated and power-aware framework for utilization of IP cores in hardware generated from C descriptions targeting FPGAsAlex K. Jones, Prithviraj Banerjee. fpga 2003: 244 [doi]

An Automated and Power-Aware Framework for Utilization of IP Cores in Hardware Generated from C Descriptions Targeting FPGAsAlex K. Jones, Prithviraj Banerjee. fccm 2003: 284-285 [doi]

2002

PACT HDL: a C compiler targeting ASICs and FPGAs with power and performance optimizationsAlex K. Jones, Debabrata Bagchi, Satrajit Pal, Xiaoyong Tang, Alok N. Choudhary, Prithviraj Banerjee. cases 2002: 188-197 [doi]

2000

A MATLAB Compiler for Distributed, Heterogeneous, Reconfigurable Computing SystemsPrithviraj Banerjee, U. Nagaraj Shenoy, Alok N. Choudhary, Scott Hauck, C. Bachmann, Malay Haldar, Pramod G. Joisha, Alex K. Jones, Abhay Kanhere, Anshuman Nayak, S. Periyacheri, M. Walkden, David Zaretsky. fccm 2000: 39-48 [doi]