Amaresh V. Malipatil - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 14 from 14

2014

Shift register multi-phase clock based downsampled floating tap DFE for serial linksPervez M. Aziz, Hiroshi Kimura, Amaresh V. Malipatil, Shiva Kotagiri, Gordon Chan, Hairong Gao. iscas 2014: 2469-2472 [doi]

2013

Analysis of a class of decimated clock/data recovery architectures for serial linksPervez M. Aziz, Amaresh V. Malipatil. iscas 2013: 1175-1178 [doi]

Maximizing Network Lifetime for Event-Triggered Distributed Estimation with Performance ConstraintAmaresh V. Malipatil, Yih-Fang Huang. iswcs 2013: 1-5 [doi]

2012

A class of downsampled floating tap DFE architectures with application to serial linksPervez M. Aziz, Hiroshi Kimura, Amaresh V. Malipatil, Shiva Kotagiri. iscas 2012: 325-328 [doi]

Lifetime maximization in distributed sensor network with event-triggered adaptive filteringAmaresh V. Malipatil, Yih-Fang Huang. acssc 2012: 1427-1431 [doi]

2011

Adaptation algorithms for a class of continuous time analog equalizers with application to serial linksPervez M. Aziz, Amaresh V. Malipatil. iscas 2011: 1383-1386 [doi]

2008

CFO estimation in OFDM systems and effects of nonlinear power amplifiersAmaresh V. Malipatil, Hao Zhou, Yih-Fang Huang. cisst 2008: 111-116 [doi]

OFDM Carrier Synchronization Based on Time-Domain Channel EstimatesHao Zhou, Amaresh V. Malipatil, Yih-Fang Huang. TWC, 7(8):2988-2999, 2008. [doi]

2006

Synchronization Issues in OFDM SystemsHao Zhou, Amaresh V. Malipatil, Yih-Fang Huang. apccas 2006: 988-991 [doi]

2005

Kernelized set-membership approach to nonlinear adaptive filteringAmaresh V. Malipatil, Yih-Fang Huang, Srinivas Andra, Kristin P. Bennett. icassp 2005: 149-152 [doi]

Sign in or sign up to see more results.

runs on WebDSL