Malay K. Ganai - researchr alias

researchr

You are not signed in
Sign in
Sign up

2010

Scalable and precise program analysis at NECGogul Balakrishnan, Malay K. Ganai, Aarti Gupta, Franjo Ivancic, Vineet Kahlon, Weihong Li, Naoto Maeda, Nadia Papakonstantinou, Sriram Sankaranarayanan, Nishant Sinha, Chao Wang. FMCAD 2010: 273-274 [doi]

Propelling SAT and SAT-based BMC using caresetMalay K. Ganai. FMCAD 2010: 231-238 [doi]

Efficient state space exploration: Interleaving stateless and state-based model checkingMalay K. Ganai, Chao Wang, Weihong Li. iccad 2010: 786-793 [doi]

Interval Analysis for Concurrent Trace Programs Using Transaction Sequence GraphsMalay K. Ganai, Chao Wang. RV 2010: 253-269 [doi]

Integrating ICP and LRA solvers for deciding nonlinear real arithmetic problemsSicun Gao, Malay K. Ganai, Franjo Ivancic, Aarti Gupta, Sriram Sankaranarayanan, Edmund M. Clarke. FMCAD 2010: 81-89 [doi]

Numerical stability analysis of floating-point computations using software model checkingFranjo Ivancic, Malay K. Ganai, Sriram Sankaranarayanan, Aarti Gupta. memocode 2010: 49-58 [doi]

Contessa: Concurrency Testing Augmented with Symbolic AnalysisSudipta Kundu, Malay K. Ganai, Chao Wang. cav 2010: 127-131 [doi]

Trace-Based Symbolic Analysis for Atomicity ViolationsChao Wang, Rhishikesh Limaye, Malay K. Ganai, Aarti Gupta. TACAS 2010: 328-342 [doi]

2009

2008

Efficient Decision Procedure for Bounded Integer Non-linear Operations Using SMT()Malay K. Ganai. hvc 2009: 68-83 [doi]

Tunneling and slicing: towards scalable BMCMalay K. Ganai, Aarti Gupta. dac 2008: 137-142 [doi]

Embedded software verification: challenges and solutionsMalay K. Ganai, Chao Wang, Shuvendu K. Lahiri, Daniel Kroening. iccad 2008: 5 [doi]

Completeness in SMT-based BMC for Software ProgramsMalay K. Ganai, Aarti Gupta. date 2008: 831-836 [doi]

d-TSR: Parallelizing SMT-Based BMC Using Tunnels over a Distributed FrameworkMalay K. Ganai, Weihong Li. hvc 2009: 194-199 [doi]

Efficient Modeling of Concurrent Systems in BMCMalay K. Ganai, Aarti Gupta. spin 2008: 114-133 [doi]

Efficient SAT-based bounded model checking for software verificationFranjo Ivancic, Zijiang Yang, Malay K. Ganai, Aarti Gupta, Pranav Ashar. TCS, 404(3):256-274, 2008. [doi]

Partial order reduction for scalable testing of systemC TLM designsSudipta Kundu, Malay K. Ganai, Rajesh Gupta. dac 2008: 936-941 [doi]

Bitwidth Reduction via Symbolic Interval Analysis for Software Model CheckingAleksandr Zaks, Zijiang Yang, Ilya Shlyakhter, Franjo Ivancic, Srihari Cadambi, Malay K. Ganai, Aarti Gupta, Pranav Ashar. tcad, 27(8):1513-1517, 2008. [doi]

2007

Efficient BMC for Multi-Clock Systems with Clocked SpecificationsMalay K. Ganai, Aarti Gupta. aspdac 2007: 310-315 [doi]

Synthesizing Verification Aware Models: Why and How?Malay K. Ganai, Akira Mukaiyama, Aarti Gupta, Kazutoshi Wakabayashi. vlsid 2007: 50-56 [doi]

SDSAT: Tight Integration of Small Domain Encoding and Lazy Approaches in Solving Difference LogicMalay K. Ganai, Muralidhar Talupur, Aarti Gupta. jsat, 3(1-2):91-114, 2007. [doi]

2006

2005

Beyond safety: customized SAT-based model checkingMalay K. Ganai, Aarti Gupta, Pranav Ashar. dac 2005: 738-743 [doi]

::::DiVer::::: SAT-Based Model Checking Platform for Verifying Large Scale SystemsMalay K. Ganai, Aarti Gupta, Pranav Ashar. TACAS 2005: 575-580 [doi]

Verification of Embedded Memory Systems using Efficient Memory ModelingMalay K. Ganai, Aarti Gupta, Pranav Ashar. date 2005: 1096-1101 [doi]

Lazy Constraints and SAT Heuristics for Proof-Based AbstractionAarti Gupta, Malay K. Ganai, Pranav Ashar. vlsid 2005: 183-188 [doi]

F-Soft: Software Verification PlatformFranjo Ivancic, Zijiang Yang, Malay K. Ganai, Aarti Gupta, Ilya Shlyakhter, Pranav Ashar. cav 2005: 301-306 [doi]

Model Checking C Programs Using F-SOFTFranjo Ivancic, Ilya Shlyakhter, Aarti Gupta, Malay K. Ganai. iccd 2005: 297-308 [doi]

Localization and Register Sharing for Predicate AbstractionHimanshu Jain, Franjo Ivancic, Aarti Gupta, Malay K. Ganai. TACAS 2005: 397-412 [doi]

Deciding Separation Logic Formulae by SAT and Incremental Negative Cycle EliminationChao Wang, Franjo Ivancic, Malay K. Ganai, Aarti Gupta. lpar 2005: 322-336 [doi]

2004

Efficient SAT-based Bounded Model Checking for Software VerificationPranav Ashar, Malay K. Ganai, Aarti Gupta, Franjo Ivancic, Zijiang Yang. isola 2004: 157-164

Efficient SAT-based unbounded symbolic model checking using circuit cofactoringMalay K. Ganai, Aarti Gupta, Pranav Ashar. iccad 2004: 510-517 [doi]

Efficient Modeling of Embedded Memories in Bounded Model CheckingMalay K. Ganai, Aarti Gupta, Pranav Ashar. cav 2004: 440-452 [doi]

2003

2002

2001

SIVA: A System for Coverage-Directed State Space SearchMalay K. Ganai, Praveen Yalagandula, Adnan Aziz, Andreas Kuehlmann, Vigyan Singhal. et, 17(1):11-27, 2001. [doi]

Rarity based guided state space searchMalay K. Ganai, Adnan Aziz. glvlsi 2001: 97-102 [doi]

Circuit-based Boolean ReasoningAndreas Kuehlmann, Malay K. Ganai, Viresh Paruthi. dac 2001: 232-237 [doi]

1999

Enhancing Simulation with BDDs and ATPGMalay K. Ganai, Adnan Aziz, Andreas Kuehlmann. dac 1999: 385-390 [doi]

Performance Driven Synthesis for Pass-Transistor LogicTai-Hung Liu, Malay K. Ganai, Adnan Aziz, Jeffrey L. Burns. vlsid 1999: 372-377