Margaret Martonosi - researchr alias

researchr

You are not signed in
Sign in
Sign up

2011

Parallelization libraries: Characterizing and reducing overheadsAbhishek Bhattacharjee, Gilberto Contreras, Margaret Martonosi. taco, 8(1):5, 2011. [doi]

Shared last-level TLBs for chip multiprocessorsAbhishek Bhattacharjee, Daniel Lustig, Margaret Martonosi. hpca 2011: 62-63 [doi]

Low-infrastructure methods to improve internet access for mobile users in emerging regionsSibren Isaacman, Margaret Martonosi. WWW 2011: 473-482 [doi]

Ranges of human mobility in Los Angeles and New YorkSibren Isaacman, Richard Becker, Ramón Cáceres, Stephen G. Kobourov, Margaret Martonosi, James Rowland, Alexander Varshavsky. percom 2011: 88-93 [doi]

Identifying Important Places in People s Lives from Cellular Network DataSibren Isaacman, Richard Becker, Ramón Cáceres, Stephen G. Kobourov, Margaret Martonosi, James Rowland, Alexander Varshavsky. pervasive 2011: 133-151 [doi]

High Performance Embedded Architectures and Compilers, 6th International Conference, HiPEAC 2011, Heraklion, Crete, Greece, January 24-26, 2011. ProceedingsManolis Katevenis, Margaret Martonosi, Christos Kozyrakis, Olivier Temam, editors, ACM, 2011.

SignalGuru: leveraging mobile phones for collaborative traffic signal schedule advisoryEmmanouil Koukoumidis, Li-Shiuan Peh, Margaret Martonosi. mobisys 2011: 127-140 [doi]

RegReS: Adaptively maintaining a target density of regional services in opportunistic vehicular networksEmmanouil Koukoumidis, Li-Shiuan Peh, Margaret Martonosi. percom 2011: 120-127 [doi]

Demo: SignalGuru: leveraging mobile phones for collaborative traffic signal schedule advisoryEmmanouil Koukoumidis, Li-Shiuan Peh, Margaret Martonosi. mobisys 2011: 353-354 [doi]

Characterization and dynamic mitigation of intra-application cache interferenceCarole-Jean Wu, Margaret Martonosi. ispass 2011: 2-11 [doi]

Adaptive timekeeping replacement: Fine-grained capacity management for shared CMP cachesCarole-Jean Wu, Margaret Martonosi. taco, 8(1):3, 2011. [doi]

2010

Inter-core cooperative TLB for chip multiprocessorsAbhishek Bhattacharjee, Margaret Martonosi. asplos 2010: 359-370 [doi]

Adaptive spatiotemporal node selection in dynamic networksPradip Hari, John B. P. McCabe, Jonathan Banafato, Marcus Henry, Kevin Ko, Emmanouil Koukoumidis, Ulrich Kremer, Margaret Martonosi, Li-Shiuan Peh. IEEEpact 2010: 227-236 [doi]

Managing the cost, energy consumption, and carbon footprint of internet servicesKien Le, Ozlem Bilgir, Ricardo Bianchini, Margaret Martonosi, Thu D. Nguyen. sigmetrics 2010: 357-358 [doi]

Capping the brown energy consumption of Internet services at low costKien Le, Ricardo Bianchini, Thu D. Nguyen, Ozlem Bilgir, Margaret Martonosi. green 2010: 3-14 [doi]

CA-TSL: Energy Adaptation for Targeted System Lifetime in Sparse Mobile Ad Hoc NetworksPei Zhang, Margaret Martonosi. tmc, 9(12):1794-1808, 2010. [doi]

2009

42st Annual IEEE/ACM International Symposium on Microarchitecture (MICRO-42 2009), December 12-16, 2009, New York, New York, USADavid H. Albonesi, Margaret Martonosi, David I. August, JosÃ© MartÃnez, editors, ACM, 2009.

Thread criticality predictors for dynamic performance, power, and resource management in chip multiprocessorsAbhishek Bhattacharjee, Margaret Martonosi. isca 2009: 290-301 [doi]

Characterizing the TLB Behavior of Emerging Parallel Workloads on Chip MultiprocessorsAbhishek Bhattacharjee, Margaret Martonosi. IEEEpact 2009: 29-40 [doi]

Repeatable and Realistic Experimentation in Mobile Wireless NetworksVincent Lenders, Margaret Martonosi. tmc, 8(12):1718-1728, 2009. [doi]

High Performance Embedded Architectures and Compilers, Fourth International Conference, HiPEAC 2009, Paphos, Cyprus, January 25-28, 2009. ProceedingsAndré Seznec, Joel S. Emer, Michael F. P. O Boyle, Margaret Martonosi, Theo Ungerer, editors, Volume 5409 of Lecture Notes in Computer Science, Springer, 2009. [doi]

2008

Proceedings of the 6th International Conference on Embedded Networked Sensor Systems, SenSys 2007, Raleigh, NC, USA, November 5-7, 2008Tarek F. Abdelzaher, Margaret Martonosi, Adam Wolisz, editors, ACM, 2008.

Full-system chip multiprocessor power evaluations using FPGA-based emulationAbhishek Bhattacharjee, Gilberto Contreras, Margaret Martonosi. islped 2008: 335-340 [doi]

Characterizing and improving the performance of Intel Threading Building BlocksGilberto Contreras, Margaret Martonosi. iiswc 2008: 57-66 [doi]

Potential for collaborative caching and prefetching in largely-disconnected villagesSibren Isaacman, Margaret Martonosi. mobicom 2008: 23-30 [doi]

Computer Architecture Techniques for Power-EfficiencyStefanos Kaxiras, Margaret Martonosi. Synthesis Lectures on Computer Architecture, Morgan & Claypool Publishers, 2008. [doi]

Location-based trust for mobile user-generated content: applications, challenges and implementationsVincent Lenders, Emmanouil Koukoumidis, Pei Zhang, Margaret Martonosi. wmcsa 2008: 60-64 [doi]

ZebraNet and beyond: applications and systems support for mobile, dynamic networksMargaret Martonosi. cases 2008: 21 [doi]

LOCALE: Collaborative Localization Estimation for Sparse Mobile Sensor NetworksPei Zhang, Margaret Martonosi. ipsn 2008: 195-206 [doi]

2007

2006

Techniques for Real-System Characterization of Java Virtual Machine Energy and Power BehaviorGilberto Contreras, Margaret Martonosi. iiswc 2006: 29-38 [doi]

Power efficiency for variation-tolerant multicore processorsJames Donald, Margaret Martonosi. islped 2006: 304-309 [doi]

Techniques for Multicore Thermal Management: Classification and New ExplorationJames Donald, Margaret Martonosi. isca 2006: 78-88 [doi]

An Efficient, Practical Parallelization Methodology for Multicore Architecture SimulationJames Donald, Margaret Martonosi. cal, 5(2), 2006. [doi]

Live, Runtime Phase Monitoring and Prediction on Real Systems with Application to Dynamic Power ManagementCanturk Isci, Gilberto Contreras, Margaret Martonosi. micro 2006: 359-370 [doi]

An Analysis of Efficient Multi-Core Global Power Management Policies: Maximizing Performance for a Given Power BudgetCanturk Isci, Alper Buyuktosunoglu, Chen-Yong Cher, Pradip Bose, Margaret Martonosi. micro 2006: 347-358 [doi]

Phase characterization for power: evaluating control-flow-based and event-counter-based techniquesCanturk Isci, Margaret Martonosi. hpca 2006: 121-132 [doi]

Embedded systems in the wild: ZebraNet software, hardware, and deployment experiencesMargaret Martonosi. lctrts 2006: 1 [doi]

Data compression algorithms for energy-constrained devices in delay tolerant networksChristopher M. Sadler, Margaret Martonosi. sensys 2006: 265-278 [doi]

Proceedings of the 12th International Conference on Architectural Support for Programming Languages and Operating Systems, ASPLOS 2006, San Jose, CA, USA, October 21-25, 2006John Paul Shen, Margaret Martonosi, editors, ACM, 2006.

Situation-Aware Caching Strategies in Highly Varying Mobile NetworksYong Wang, Margaret Martonosi, Li-Shiuan Peh. mascots 2006: 265-274 [doi]

Dynamic-Compiler-Driven Control for Microprocessor Energy and PerformanceQiang Wu, Margaret Martonosi, Douglas W. Clark, Vijay Janapa Reddi, Dan Connors, Youfeng Wu, Jin Lee, David Brooks. micro, 26(1):119-129, 2006. [doi]

Middleware for long-term deployment of delay-tolerant sensor networksPei Zhang, Christopher M. Sadler, Margaret Martonosi. middleware 2008: 13-18 [doi]

Energy adaptation techniques to optimize data delivery in store-and-forward sensor networksPei Zhang, Margaret Martonosi. sensys 2006: 405-406 [doi]

2005

Hardware-modulated parallelism in chip multiprocessorsJulia Chen, Philo Juang, Kevin Ko, Gilberto Contreras, David Penry, Ram Rangan, Adam Stoler, Li-Shiuan Peh, Margaret Martonosi. sigarch, 33(4):54-63, 2005. [doi]

Power prediction for intel XScale processors using performance monitoring unit eventsGilberto Contreras, Margaret Martonosi. islped 2005: 221-226 [doi]

Long-Term Workload Phases: Duration Predictions and Applications to DVFSCanturk Isci, Alper Buyuktosunoglu, Margaret Martonosi. micro, 25(5):39-51, 2005. [doi]

Coordinated, distributed, formal energy management of chip multiprocessorsPhilo Juang, Qiang Wu, Li-Shiuan Peh, Margaret Martonosi, Douglas W. Clark. islped 2005: 127-130 [doi]

A new scheme on link quality prediction and its applications to metric-based routingYong Wang, Margaret Martonosi, Li-Shiuan Peh. sensys 2005: 288-289 [doi]

A Dynamic Compilation Framework for Controlling Microprocessor Energy and PerformanceQiang Wu, Margaret Martonosi, Douglas W. Clark, Vijay Janapa Reddi, Dan Connors, Youfeng Wu, Jin Lee, David Brooks. euromicro 2005: 271-282 [doi]

Formal Control Techniques for Power-Performance ManagementQiang Wu, Philo Juang, Margaret Martonosi, Li-Shiuan Peh, Douglas W. Clark. micro, 25(5):52-62, 2005. [doi]

Voltage and Frequency Control With Adaptive Reaction Time in Multiple-Clock-Domain ProcessorsQiang Wu, Philo Juang, Margaret Martonosi, Douglas W. Clark. hpca 2005: 178-189 [doi]

Bounds on power savings using runtime dynamic voltage scaling: an exact algorithm and a linear-time heuristic approximationFen Xie, Margaret Martonosi, Sharad Malik. islped 2005: 287-292 [doi]

Efficient behavior-driven runtime dynamic voltage scaling policiesFen Xie, Margaret Martonosi, Sharad Malik. codes 2005: 105-110 [doi]

2004

Power-performance simulation: design and validation strategiesDavid Brooks, Pradip Bose, Margaret Martonosi. sigmetrics, 31(4):13-18, 2004. [doi]

XTREM: a power simulator for the Intel XScale® coreGilberto Contreras, Margaret Martonosi, Jinzhan Peng, Roy Ju, Guei-Yuan Lueh. lctrts 2004: 115-125 [doi]

Spectral analysis for characterizing program power and performanceRuss Joseph, Margaret Martonosi, Zhigang Hu. ispass 2004: 151-160 [doi]

Wavelet Analysis for Microprocessor Design: Experiences with Wavelet-Based dI/dt CharacterizationRuss Joseph, Zhigang Hu, Margaret Martonosi. hpca 2004: 36-47 [doi]

Implementing branch-predictor decay using quasi-static memory cellsPhilo Juang, Kevin Skadron, Margaret Martonosi, Zhigang Hu, Douglas W. Clark, Phil Diodato, Stefanos Kaxiras. taco, 1(2):180-219, 2004. [doi]

Implementing Software on Resource-Constrained Mobile Sensors: Experiences with Impala and ZebraNetTing Liu, Christopher M. Sadler, Pei Zhang, Margaret Martonosi. mobisys 2004:

MARio: mobility-adaptive routing using route lifetime abstractions in mobile ad hoc networksYong Wang, Margaret Martonosi, Li-Shiuan Peh. sigmobile, 8(4):77-81, 2004. [doi]

Formal online methods for voltage/frequency control in multiple clock domain microprocessorsQiang Wu, Philo Juang, Margaret Martonosi, Douglas W. Clark. asplos 2004: 248-259 [doi]

Intraprogram dynamic voltage scaling: Bounding opportunities with analytic modelingFen Xie, Margaret Martonosi, Sharad Malik. taco, 1(3):323-367, 2004. [doi]

Hardware design experiences in ZebraNetPei Zhang, Christopher M. Sadler, Stephen A. Lyon, Margaret Martonosi. sensys 2004: 227-238 [doi]

2003

TCP: Tag Correlating PrefetchersZhigang Hu, Margaret Martonosi, Stefanos Kaxiras. hpca 2003: 317-326 [doi]

Runtime Power Monitoring in High-End Processors: Methodology and Empirical DataCanturk Isci, Margaret Martonosi. euromicro 2003: 93-104 [doi]

Control Techniques to Eliminate Voltage Emergencies in High Performance ProcessorsRuss Joseph, David Brooks, Margaret Martonosi. hpca 2003: 79-90 [doi]

Impala: a middleware system for managing autonomic, parallel sensor systemsTing Liu, Margaret Martonosi. ppopp 2003: 107-118 [doi]

Challenges in Computer Architecture EvaluationKevin Skadron, Margaret Martonosi, David I. August, Mark D. Hill, David J. Lilja, Vijay S. Pai. Computer, 36(8):30-36, 2003. [doi]

Compile-time dynamic voltage scaling settings: opportunities and limitsFen Xie, Margaret Martonosi, Sharad Malik. PLDI 2003: 49-62 [doi]

2002

Applying Decay Strategies to Branch Predictors for Leakage Energy SavingsZhigang Hu, Philo Juang, Kevin Skadron, Douglas W. Clark, Margaret Martonosi. iccd 2002: 442-445 [doi]

Timekeeping in the Memory System: Predicting and Optimizing Memory BehaviorZhigang Hu, Margaret Martonosi, Stefanos Kaxiras. isca 2002: 209-220 [doi]

Let caches decay: reducing leakage energy via exploitation of cache generational behaviorZhigang Hu, Stefanos Kaxiras, Margaret Martonosi. tocs, 20(2):161-190, 2002. [doi]

Managing leakage for transient data: decay and quasi-static 4T memory cellsZhigang Hu, Philo Juang, Phil Diodato, Stefanos Kaxiras, Kevin Skadron, Margaret Martonosi, Douglas W. Clark. islped 2002: 52-55 [doi]

Implementing Decay Techniques using 4T Quasi-Static Memory CellsPhilo Juang, Phil Diodato, Stefanos Kaxiras, Kevin Skadron, Zhigang Hu, Margaret Martonosi, Douglas W. Clark. cal, 1, 2002. [doi]

Energy-efficient computing for wildlife tracking: design tradeoffs and early experiences with ZebraNetPhilo Juang, Hidekazu Oki, Yong Wang, Margaret Martonosi, Li-Shiuan Peh, Daniel Rubenstein. asplos 2002: 96-107 [doi]

2001

2000

Wattch: a framework for architectural-level power analysis and optimizationsDavid Brooks, Vivek Tiwari, Margaret Martonosi. isca 2000: 83-94 [doi]

Power-Performance Modeling and Tradeoff Analysis for a High End MicroprocessorDavid Brooks, Margaret Martonosi, John-David Wellman, Pradip Bose. pacs 2001: 126-136 [doi]

Value-based clock gating and operation packing: dynamic strategies for improving processor power and performanceDavid Brooks, Margaret Martonosi. tocs, 18(2):89-126, 2000. [doi]

Automated cache optimizations using CME driven diagnosisSomnath Ghosh, Margaret Martonosi, Sharad Malik. ics 2000: 316-326 [doi]

Accelerating Pipelined Integer and Floating-Point Accumulations in Configurable Hardware with Delayed Addition TechniquesZhen Luo, Margaret Martonosi. TC, 49(3):208-218, 2000. [doi]

A Taxonomy of Branch Mispredictions, and Alloyed Prediction as a Robust Solution to Wrong-History MispredictionsKevin Skadron, Margaret Martonosi, Douglas W. Clark. IEEEpact 2000: 199-206 [doi]

Speculative Updates of Local and Global Branch History: A Quantitative AnalysisKevin Skadron, Margaret Martonosi, Douglas W. Clark. jilp, 2, 2000. [doi]

On Availability of Bit-Narrow Operations in General-Purpose ApplicationsDarko Stefanovic, Margaret Martonosi. fpl 2000: 412-421 [doi]

Limits and Graph Structure of Available Instruction-Level Parallelism (Research Note)Darko Stefanovic, Margaret Martonosi. europar 2000: 1018-1022 [doi]

Shared-memory multiprocessing: Current state and future directionsPer Stenström, Erik Hagersten, David J. Lilja, Margaret Martonosi, Madan Venugopal. ac, 53:2-55, 2000.

Augmenting Modern Superscalar Architectures with Configurable Extended InstructionsXianfeng Zhou, Margaret Martonosi. ipps 2000: 941-950 [doi]

1999

Dynamically Exploiting Narrow Width Operands to Improve Processor Power and PerformanceDavid Brooks, Margaret Martonosi. hpca 1999: 13-22 [doi]

Implementing Application-Specific Cache-Coherence Protocols in Configurable HardwareDavid Brooks, Margaret Martonosi. canpc 1999: 181-195

Cache miss equations: a compiler framework for analyzing and tuning memory behaviorSomnath Ghosh, Margaret Martonosi, Sharad Malik. TOPLAS, 21(4):703-746, 1999. [doi]

Experience with an Adaptive Globally-Synchronizing Clock AlgorithmCheng Liao, Margaret Martonosi, Douglas W. Clark. spaa 1999: 106-114 [doi]

Branch Prediction, Instruction-Window Size, and Cache Size: Performance Trade-Offs and Simulation TechniquesKevin Skadron, Pritpal A. Ahuja, Margaret Martonosi, Douglas W. Clark. TC, 48(11):1260-1281, 1999. [doi]

Using configurable computing to accelerate Boolean satisfiabilityPeixin Zhong, Margaret Martonosi, Pranav Ashar, Sharad Malik. tcad, 18(6):861-868, 1999. [doi]

PreviousNext