Peter M. Kogge - researchr alias

researchr

You are not signed in
Sign in
Sign up

2011

Lightweight Chip Multi-Threading (LCMT): Maximizing Fine-Grained Parallelism On-ChipSheng Li, Shannon K. Kuntz, Jay B. Brockman, Peter M. Kogge. tpds, 22(7):1178-1191, 2011. [doi]

2010

Models for generating locality-tuned traveling threads for a hierarchical multi-level heterogeneous multicorePatrick Anthony La Fratta, Peter M. Kogge. cf 2010: 227-236 [doi]

Modeling bounds on migration overhead for a traveling thread architecturePatrick Anthony La Fratta, Peter M. Kogge. ipps 2010: 1-8 [doi]

2009

Analyzing the Inherent Reliability of Moderately Sized Magnetic and Electrostatic QCA Circuits Via Probabilistic Transfer MatricesTimothy J. Dysart, Peter M. Kogge. tvlsi, 17(4):507-516, 2009. [doi]

Organizing wires for reliability in magnetic QCATimothy J. Dysart, Peter M. Kogge. jetc, 5(4), 2009. [doi]

The Challenges of Petascale ArchitecturesPeter M. Kogge. cse, 11(5):10-16, 2009. [doi]

2008

2007

2006

M06 - Issues for the future of supercomputing: impact of Moore s law and architecture on application performanceErik DeBenedictis, David E. Keyes, Peter M. Kogge. sc 2006: 220 [doi]

Facing up to the Inevitable: Intelligent Error Recovery in Massively Parallel Processing in Memory ArchitecturesJames F. Kramer, Matthias Scheutz, Jay B. Brockman, Peter M. Kogge. pdpta 2006: 227-233

Fine-Grained Message Pipelining for Improved MPI PerformanceArun Rodrigues, Kyle Wheeler, Peter M. Kogge, Keith D. Underwood. cluster 2006: [doi]

Poster reception - The structural simulation toolkit: exploring novel architecturesArun Rodrigues, Richard C. Murphy, Peter M. Kogge, Keith D. Underwood. sc 2006: 157 [doi]

Multi-core issues - Multi-Core for HPC: breakthrough or breakdown?Thomas L. Sterling, Peter M. Kogge, William J. Dally, Steve Scott, William Gropp, David E. Keyes, Peter H. Beckman. sc 2006: 73 [doi]

2005

2004

Quantum-Dot Cellular Automata (QCA) circuit partitioning: problem modeling and solutionsDominic A. Antonelli, Danny Z. Chen, Timothy J. Dysart, Xiaobo Sharon Hu, Andrew B. Kahng, Peter M. Kogge, Richard C. Murphy, Michael T. Niemier. dac 2004: 363-368 [doi]

A low cost, multithreaded processing-in-memory systemJay B. Brockman, Shyamkumar Thoziyoor, Shannon K. Kuntz, Peter M. Kogge. wmpi 2004: 16-22 [doi]

Cache implications of aggressively pipelined high performance microprocessorsTimothy J. Dysart, Branden J. Moore, Lambert Schaelicke, Peter M. Kogge. ispass 2004: 123-132 [doi]

Using Circuits and Systems-Level Research to Drive NanotechnologyMichael T. Niemier, Ramprasad Ravichandran, Peter M. Kogge. iccd 2004: 302-309 [doi]

The 4-Diamond Circuit - A Minimally Complex Nano-Scale Computational Building Block in QCAMichael T. Niemier, Peter M. Kogge. isvlsi 2004: 3-10 [doi]

Characterizing a new class of threads in scientific applications for high end supercomputersArun Rodrigues, Richard C. Murphy, Peter M. Kogge, Keith D. Underwood. ics 2004: 164-174 [doi]

2003

2002

Proceedings of the 12th ACM Great Lakes Symposium on VLSI 2002, New York, NY, USA, April 18-19, 2002Kanad Ghose, Patrick H. Madden, Vivek De, Peter M. Kogge, editors, ACM, 2002.

2001

2000

The Characterization of Data Intensive Memory Workloads on Distributed PIM SystemsRichard C. Murphy, Peter M. Kogge, Arun Rodrigues. ims 2001: 85-103 [doi]

A design of and design tools for a novel quantum dot based microprocessorMichael T. Niemier, Michael J. Kontz, Peter M. Kogge. dac 2000: 227-232 [doi]

Optimization of high-performance superscalar architectures for energy efficiencyVictor V. Zyuban, Peter M. Kogge. islped 2000: 84-89 [doi]

1999

1998

Optimizing Data Scheduling on Processor-in-Memory ArraysYi Tian, Edwin Hsing-Mean Sha, Chantana Chantrapornchai, Peter M. Kogge. ipps 1998: 57-61 [doi]

The energy complexity of register filesVictor V. Zyuban, Peter M. Kogge. islped 1998: 305-310 [doi]

1996

Using Method Lookup Caches and Register Windowing to Speed Up Dynamically-Bound Object-Oriented ApplicationsKanad Ghose, Kiran Raghavendra Desai, Peter M. Kogge. euromicro 1996: 441 [doi]

1995

Combined DRAM and logic chip for massively parallel systemsPeter M. Kogge, Toshio Sunaga, Hisatada Miyataka, Koji Kitamura, Eric Retter. arvlsi 1995: 4-16 [doi]

1994

PrefacePeter M. Kogge. ibmrd, 38(2):115-116, 1994. [doi]

EXECUBE - A New Architecture for Scalable MPPsPeter M. Kogge. icpp 1994: 77-84

1992

Declarative Computing: A Technology DriverPeter M. Kogge. arcs 1992: 1-17

1985

Function-based computing and parallelism: A reviewPeter M. Kogge. pc, 2(3):243-253, 1985. [doi]

1982

Am Architectural Trail to Threaded-Code SystemsPeter M. Kogge. Computer, 15(3):22-32, 1982.

1977

The Microprogramming of Pipelined ProcessorsPeter M. Kogge. isca 1977: 63-70

1974

Parallel Solution of Recurrence ProblemsPeter M. Kogge. ibmrd, 18(2):138-148, 1974.

1973

Maximal Rate Pipelined Solutions to Recurrance ProblemsPeter M. Kogge. isca 1973: 71-76