Lixin Cheng, Jinian Bian, Yunyun Liu. An approach to synthesis delay semantics in VHDL. In 11th International Conference on Computer-Aided Design and Computer Graphics, CAD/Graphics 2009, Huangshan, China, August 19-21, 2009. pages 492-496, IEEE, 2009. [doi]
Abstract is missing.