Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic

Partha De, Kunal Banerjee, Chittaranjan A. Mandal, Debdeep Mukhopadhyay. Designing DPA Resistant Circuits Using BDD Architecture and Bottom Pre-charge Logic. In 2013 Euromicro Conference on Digital System Design, DSD 2013, Los Alamitos, CA, USA, September 4-6, 2013. pages 641-644, IEEE, 2013. [doi]

Abstract

Abstract is missing.