Stojan Z. Denic, Bane V. Vasic, Charalambos D. Charalambous, Jifeng Chen, Janet Meiling Wang. Information Theoretic Modeling and Analysis for Global Interconnects With Process Variations. IEEE Trans. VLSI Syst., 19(3):397-410, 2011. [doi]
Abstract is missing.