FPGA Implementation of a High-Speed Stereo Matching Processor Based on Recursive Computation - researchr publication

researchr

You are not signed in
Sign in
Sign up

Masanori Hariyama, Keita Tanji, Michitaka Kameyama. FPGA Implementation of a High-Speed Stereo Matching Processor Based on Recursive Computation. In Toomas P. Plaks, editor, Proceedings of the 2009 International Conference on Engineering of Reconfigurable Systems & Algorithms, ERSA 2009, July 13-16, 2009, Las Vegas Nevada, USA. pages 263-266, CSREA Press, 2009.

Abstract is missing.

runs on WebDSL