Tamper Resistivity Analysis for Nano-meter LSI with Process Variations

Makoto Ikeda, Hiroshi Yamauchi, Kunihiro Asada. Tamper Resistivity Analysis for Nano-meter LSI with Process Variations. In 13th IEEE International Conference on Electronics, Circuits, and Systems, ICECS 2006, Nice, France, December 10-13, 2006. pages 387-390, IEEE, 2006. [doi]

Abstract

Abstract is missing.