FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks

Chun-Yi Lee, Niraj K. Jha. FinCANON: A PVT-Aware Integrated Delay and Power Modeling Framework for FinFET-Based Caches and On-Chip Networks. IEEE Trans. VLSI Syst., 22(5):1150-1163, 2014. [doi]

Abstract

Abstract is missing.