Kazuteru Namba, Hideo Ito. Path Delay Fault Test Set for Two-Rail Logic Circuits. In 14th IEEE Pacific Rim International Symposium on Dependable Computing, PRDC 2008, 15-17 December 2008, Taipei, Taiwan. pages 347-348, IEEE Computer Society, 2008. [doi]
Abstract is missing.