Yu Pang, Jinzhao Lin, Sayeeda Sultana, Katarzyna Radecka. A novel method of synthesizing reversible logic. In International Symposium on Circuits and Systems (ISCAS 2011), May 15-19 2011, Rio de Janeiro, Brazil. pages 2857-2860, IEEE, 2011. [doi]
Abstract is missing.