On-chip lightweight implementation of reduced NIST randomness test suite

Vikram B. Suresh, Daniele Antonioli, Wayne P. Burleson. On-chip lightweight implementation of reduced NIST randomness test suite. In 2013 IEEE International Symposium on Hardware-Oriented Security and Trust, HOST 2013, Austin, TX, USA, June 2-3, 2013. pages 93-98, IEEE, 2013. [doi]

Abstract

Abstract is missing.