Guarded evaluation: pushing power management to logic synthesis/design

Vivek Tiwari, Sharad Malik, Pranav Ashar. Guarded evaluation: pushing power management to logic synthesis/design. IEEE Trans. on CAD of Integrated Circuits and Systems, 17(10):1051-1060, 1998. [doi]

Abstract

Abstract is missing.