Peter Wohl, John A. Waicukauski. Using ATPG for clock rules checking in complex scan design. In 15th IEEE VLSI Test Symposium (VTS 97), April 27-May 1, 1997, Monterey, California, USA. pages 130-136, IEEE Computer Society, 1997. [doi]
Abstract is missing.