Systolic VLSI realization of a novel iterative division algorithm over GF(2m): a high-speed, low-complexity design

Chien-Hsing Wu, Chien-Ming Wu, Ming-Der Shieh, Yin-Tsung Hwang. Systolic VLSI realization of a novel iterative division algorithm over GF(2m): a high-speed, low-complexity design. In International Symposium on Circuits and Systems (ISCAS 2001), 6-9 May 2001, Sydney, Australia. pages 33-36, IEEE, 2001. [doi]

Abstract

Abstract is missing.