Dale E. Hocevar - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 19 from 19

2006

A Reduced-Complexity, Scalable Implementation of Low Density Parity Check (LDPC) DecoderYuming Zhu, Yanni Chen, Dale E. Hocevar, Manish Goel. sips 2006: 83-88 [doi]

2003

A FPGA and ASIC implementation of rate 1/2, 8088-b irregular low density parity check decoderYanni Chen, Dale E. Hocevar. globecom 2003: 113-117 [doi]

LDPC code construction with flexible hardware implementationDale E. Hocevar. icc 2003: 2708-2712 [doi]

Efficient encoding for a family of quasi-cyclic LDPC codesDale E. Hocevar. globecom 2003: 3996-4000 [doi]

2002

600 MHz DSP for baseband processing in 3G base stationsTod Wolf, Dale E. Hocevar, Alan Gatherer, Patrick Geremia, Armelle Laine. cicc 2002: 393-396 [doi]

2001

Improving performance of a space-time turbo code in a Rayleigh fading channelEverest Huang, Alan Gatherer, Tarik Muharemovic, Dale E. Hocevar. vtc 2001: 3-7 [doi]

Space-time codes with bit interleavingTarik Muharemovic, Alan Gatherer, Will Ebel, Srinath Hosur, Dale E. Hocevar, Everest Huang. globecom 2001: 1088-1092 [doi]

1998

Top-Down Design Using Cycle Based Simulation: an MPEG A/V Decoder ExampleDale E. Hocevar, Ching Yu Hung, Dan Pickens, Sundararajan Sriram. glvlsi 1998: 400 [doi]

1991

Direct circuit simulation algorithms for parallel processing [VLSI]Paul F. Cox, Richard Burch, Dale E. Hocevar, Ping Yang, Berton D. Epler. tcad, 10(6):714-725, 1991. [doi]

1990

A Usable Circuit Optimizer for DesignersDale E. Hocevar, Rajeev Arora, Uttiya Dasgupta, Sattam Dasgupta, Nagaraj Subramanyam, Sham Kashyap. iccad 1990: 290-293

1989

New implicit integration method for efficient latency exploitation in circuit simulationPaul F. Cox, Richard Burch, Ping Yang, Dale E. Hocevar. tcad, 8(10):1051-1064, 1989. [doi]

1988

Pattern-Independent Current Estimation for Reliability Analysis of CMOS CircuitsRichard Burch, Farid N. Najm, Ping Yang, Dale E. Hocevar. dac 1988: 294-299 [doi]

Parametric yield optimization for MOS circuit blocksDale E. Hocevar, Paul F. Cox, Ping Yang. tcad, 7(6):645-658, 1988. [doi]

1987

SPIDER -- A CAD System for Modeling VLSI Metallization PatternsJoseph E. Hall, Dale E. Hocevar, Ping Yang, Michael J. McGraw. tcad, 6(6):1023-1031, 1987. [doi]

1986

An Integrated and Efficient Approach for MOS VLSI Statistical Circuit DesignPing Yang, Dale E. Hocevar, Paul F. Cox, Charles F. Machala III, Pallab K. Chatterjee. tcad, 5(1):5-14, 1986. [doi]

1985

Transient Sensitivity Computation for MOSFET CircuitsDale E. Hocevar, Ping Yang, Timothy N. Trick, Berton D. Epler. tcad, 4(4):609-620, 1985. [doi]

1984

An Extrapolated Yield Approximation Technique for Use in Yield MaximizationDale E. Hocevar, Michael R. Lightner, Timothy N. Trick. tcad, 3(4):279-287, 1984. [doi]

1983

A Study of Variance Reduction Techniques for Estimating Circuit YieldsDale E. Hocevar, Michael R. Lightner, Timothy N. Trick. tcad, 2(3):180-192, 1983. [doi]

1982

Automatic Tuning Algorithms and Statistical Circuit DesignDale E. Hocevar. PhD thesis, University of Illinois Urbana-Champaign, USA, 1982. [doi]

Sign in or sign up to see more results.

runs on WebDSL