John M. Wilson 0002 - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 14 from 14

2024

A 0.190-pJ/bit 25.2-Gb/s/wire Inverter-Based AC-Coupled Transceiver for Short-Reach Die-to-Die Interfaces in 5-nm CMOSYoshinori Nishi, John W. Poulton, Walker J. Turner, Xi Chen 0033, Sanquan Song, Brian Zimmer, Stephen G. Tell, Nikola Nedovic, John M. Wilson 0002, William J. Dally, C. Thomas Gray. jssc, 59(4):1146-1157, April 2024. [doi]

2023

2022

A 0.297-pJ/bit 50.4-Gb/s/wire Inverter-Based Short-Reach Simultaneous Bidirectional Transceiver for Die-to-Die Interface in 5nm CMOSYoshinori Nishi, John W. Poulton, Xi Chen 0033, Sanquan Song, Brian Zimmer, Walker J. Turner, Stephen G. Tell, Nikola Nedovic, John M. Wilson 0002, William J. Dally, C. Thomas Gray. vlsit 2022: 154-155 [doi]

2020

6.6 Reference-Noise Compensation Scheme for Single-Ended Package-to-Package LinksXi Chen 0033, Nikola Nedovic, Stephen G. Tell, Sudhir S. Kudva, Brian Zimmer, Thomas H. Greer, John W. Poulton, Sanquan Song, Walker J. Turner, John M. Wilson 0002, C. Thomas Gray. isscc 2020: 126-128 [doi]

2019

2018

A 1.17pJ/b 25Gb/s/pin ground-referenced single-ended serial link for off- and on-package communication in 16nm CMOS using a process- and temperature-adaptive voltage regulatorJohn M. Wilson 0002, Walker J. Turner, John W. Poulton, Brian Zimmer, Xi Chen, Sudhir S. Kudva, Sanquan Song, Stephen G. Tell, Nikola Nedovic, Wenxu Zhao, Sunil R. Sudhakaran, C. Thomas Gray, William J. Dally. isscc 2018: 276-278 [doi]

Hardware-Enabled Artificial IntelligenceWilliam J. Dally, C. Thomas Gray, John Poulton, Brucek Khailany, John M. Wilson 0002, Larry R. Dennison. vlsic 2018: 3-6 [doi]

A switching linear regulator based on a fast-self-clocked comparator with very low probability of meta-stability and a parallel analog ripple control moduleSudhir S. Kudva, Sanquan Song, John W. Poulton, John M. Wilson 0002, Wenxu Zhao, C. Thomas Gray. cicc 2018: 1-4 [doi]

Ground-referenced signaling for intra-chip and short-reach chip-to-chip interconnectsWalker J. Turner, John W. Poulton, John M. Wilson 0002, Xi Chen, Stephen G. Tell, Matthew Fojtik, Thomas H. Greer, Brian Zimmer, Sanquan Song, Nikola Nedovic, Sudhir S. Kudva, Sunil R. Sudhakaran, Rizwan Bashirullah, Wenxu Zhao, William J. Dally, C. Thomas Gray. cicc 2018: 1-8 [doi]

2017

Fine-grained DRAM: energy-efficient DRAM for extreme bandwidth systemsMike O'Connor, Niladrish Chatterjee, Donghyuk Lee, John M. Wilson 0002, Aditya Agrawal, Stephen W. Keckler, William J. Dally. micro 2017: 41-54 [doi]

2006

3 gb/s AC coupled chip-to-chip communication using a low swing pulse receiverLei Luo, John M. Wilson 0002, Stephen E. Mick, Jian Xu, Liang Zhang 0038, Paul D. Franzon. jssc, 41(1):287-296, 2006. [doi]

2002

4 Gbps high-density AC coupled interconnectionStephen E. Mick, John M. Wilson 0002, Paul D. Franzon. cicc 2002: 133-140 [doi]

Sign in or sign up to see more results.

runs on WebDSL