Mahesh B. Patil - researchr alias

researchr

You are not signed in
Sign in
Sign up

Viewing Publication 1 - 21 from 21

2020

A Novel Hierarchical Circuit LUT Model for SOI Technology for Rapid PrototypingSitansusekhar Roymohapatra, Ganesh R. Gore, Akanksha Yadav, Mahesh B. Patil, Krishnan S. Rengarajan, Subramanian S. Iyer, Maryam Shojaei Baghini. tcad, 39(5):1073-1083, 2020. [doi]

2017

Enhanced Look-Up Table Approach for Modeling of Floating Body SOI MOSFETSitansusekhar Roymohapatra, Ganesh R. Gore, Akanksha Yadav, Mahesh B. Patil, Krishnan S. Rengrajan, Maryam Shojaei Baghini. ifip5-5 2017: 163-168 [doi]

2013

An approach to complement electronics courses using virtual environmentJinu Jayachandran, Nina Joseph, Maheshwar Mangat, Vinay Verma, Narendra N, Aniruddha Shastri, Devendra Patil, Madhumita Date, Joseph John, Mahesh B. Patil. educon 2013: 708-715 [doi]

2011

A novel architecture for improving slew rate in FinFET-based op-amps and OTAsRajesh Amratlal Thakker, Mayank Srivastava, Ketankumar H. Tailor, Maryam Shojaei Baghini, Dinesh Kumar Sharma, V. Ramgopal Rao, Mahesh B. Patil. mj, 42(5):758-765, 2011. [doi]

2010

Auto-BET-AMS: An automated device and circuit optimization platform to benchmark emerging technologies for performance and variability using an analog and mixed-signal design frameworkAngada B. Sachid, Rajesh Amratlal Thakker, Chaitanya Sathe, Maryam Shojaei Baghini, Dinesh Kumar Sharma, V. Ramgopal Rao, Mahesh B. Patil. isqed 2010: 713-720 [doi]

A Table-Based Approach to Study the Impact of Process Variations on FinFET Circuit PerformanceRajesh Amratlal Thakker, Chaitanya Sathe, Maryam Shojaei Baghini, Mahesh B. Patil. tcad, 29(4):627-631, 2010. [doi]

2009

Bridging Technology-CAD and Design-CAD for Variability Aware Nano-CMOS CircuitsB. P. Harish, Navakanta Bhat, Mahesh B. Patil. iscas 2009: 2309-2312 [doi]

Parameter extraction for PSP MOSFET model using hierarchical particle swarm optimizationRajesh Amratlal Thakker, Mahesh B. Patil, K. G. Anil. eaai, 22(2):317-328, 2009. [doi]

Automated design and optimization of circuits in emerging technologiesRajesh Amratlal Thakker, Chaitanya Sathe, Angada B. Sachid, Maryam Shojaei Baghini, V. Ramgopal Rao, Mahesh B. Patil. aspdac 2009: 504-509 [doi]

Low-Power Low-Voltage Analog Circuit Design Using Hierarchical Particle Swarm OptimizationRajesh Amratlal Thakker, Maryam Shojaei Baghini, Mahesh B. Patil. vlsid 2009: 427-432 [doi]

Automatic Design of Low-Power Low-Voltage Analog Circuits Using Particle Swarm Optimization with Re-InitializationRajesh Amratlal Thakker, Maryam Shojaei Baghini, Mahesh B. Patil. jolpe, 5(3):291-302, 2009. [doi]

A Novel Table-Based Approach for Design of FinFET CircuitsRajesh Amratlal Thakker, Chaitanya Sathe, Angada B. Sachid, Maryam Shojaei Baghini, V. Ramgopal Rao, Mahesh B. Patil. tcad, 28(7):1061-1070, 2009. [doi]

2008

Hybrid-CV Modeling for Estimating the Variability in Dynamic PowerB. P. Harish, Navakanta Bhat, Mahesh B. Patil. jolpe, 4(3):263-274, 2008. [doi]

2007

Process Variability-Aware Statistical Hybrid Modeling of Dynamic Power Dissipation in 65 nm CMOS DesignsB. P. Harish, Navakanta Bhat, Mahesh B. Patil. iccta 2007: 94-98 [doi]

On a Generalized Framework for Modeling the Effects of Process Variations on Circuit Delay Performance Using Response Surface MethodologyB. P. Harish, Navakanta Bhat, Mahesh B. Patil. tcad, 26(3):606-614, 2007. [doi]

2006

Evaluation of Non-Quasi-Static Effects during SEU in Deep-Submicron MOS Devices and CircuitsPalkesh Jain, D. Vinay Kumar, J. M. Vasi, Mahesh B. Patil. vlsid 2006: 188-193 [doi]

2003

Application of Look-up Table Approach to High-K Gate Dielectric MOS Transistor circuitsD. Vinay Kumar, Nihar R. Mohapatra, Mahesh B. Patil, V. Ramgopal Rao. vlsid 2003: 128 [doi]

2002

A new public-domain simulator for power electronic circuitsMahesh B. Patil, Shyama P. Das, Avinash Joshi, Mukul Chandorkar. te, 45(1):79-85, 2002. [doi]

1999

Extension of the VR discretization scheme for velocity saturationMahesh B. Patil. tcad, 18(10):1508-1511, 1999. [doi]

1998

New discretization scheme for two-dimensional semiconductor device simulation on triangular gridMahesh B. Patil. tcad, 17(11):1160-1165, 1998. [doi]

Numerical Evaluation of Iterative Schemes for Drift-diffusion SimulationMahesh B. Patil, Umberto Ravaioli, Thomas Kerkhoven. vlsi, 1998(1):337-341, 1998. [doi]

Sign in or sign up to see more results.

runs on WebDSL