| 4 | -- | 5 | Lizy Kurian John. Connectivity! Connectivity! Connectivity! May You Be More Connected Than Ever!! |
| 6 | -- | 7 | Ryan E. Grant, Khaled Hamidouche. Hot Interconnects 26 |
| 8 | -- | 14 | German Maglione Mathey, Jesús Escudero-Sahuquillo, Pedro Javier García, Francisco J. Quiles 0001, José Duato. Path2SL: Leveraging InfiniBand Resources to Reduce Head-of-Line Blocking in Fat Trees |
| 15 | -- | 24 | Ramin Farjadrad, Mark Kuemerle, Bapi Vinnakota. A Bunch-of-Wires (BoW) Interface for Interchiplet Communication |
| 25 | -- | 34 | Joshua Lant, Javier Navaridas, Mikel Luján, John Goodacre. Toward FPGA-Based HPC: Advancing Interconnect Technologies |
| 35 | -- | 43 | Ammar Ahmad Awan, Arpan Jain, Ching-Hsiang Chu, Hari Subramoni, Dhabaleswar K. Panda. Communication Profiling and Characterization of Deep-Learning Workloads on Clusters With High-Performance Interconnects |
| 44 | -- | 49 | John Gliksberg, Antoine Capra, Alexandre Louvet, Pedro Javier García, Devan Sohier. High-Quality Fault Resiliency in Fat Trees |
| 50 | -- | 56 | Sourav Roy, Arvind Kaushik, Rajkumar Agrawal, Joseph Gergen, Wim Rouwet, John Arends. A High-Throughput Network Processor Architecture for Latency-Critical Applications |
| 57 | -- | 66 | Phillip Stanley-Marbell, Martin Rinard. Warp: A Hardware Platform for Efficient Multimodal Sensing With Adaptive Approximation |
| 67 | -- | 74 | Hoda Mahdiani, Alireza Khadem, Azam Ghanbari, Mehdi Modarressi, Farima Fattahi-Bayat, Masoud Daneshtalab. ΔNN: Power-Efficient Neural Network Acceleration Using Differential Weights |
| 75 | -- | 82 | Han Cai, Ji Lin, Yujun Lin, Zhijian Liu, Kuan Wang, Tianzhe Wang, Ligeng Zhu, Song Han. AutoML for Architecting Efficient and Specialized Neural Networks |
| 83 | -- | 92 | Masab Ahmad, Halit Dogan, José A. Joao, Omer Khan. In-Hardware Moving Compute to Data Model to Accelerate Thread Synchronization on Large Multicores |
| 94 | -- | 96 | Shane Greenstein. The Vital Two Percent |