| 0 | -- | 0 | Dipankar Das, P. P. Chakrabarti, Rajeev Kumar. Thermal analysis of multiprocessor SoC applications by simulation and verification |
| 0 | -- | 0 | Masanori Kurimoto, Hiroaki Suzuki, Rei Akiyama, Tadao Yamanaka, Haruyuki Ohkuma, Hidehiro Takata, Hirofumi Shinohara. Phase-adjustable error detection flip-flops with 2-stage hold-driven optimization, slack-based grouping scheme and slack distribution control for dynamic voltage scaling |
| 0 | -- | 0 | Duo Li, Sheldon X.-D. Tan, Eduardo H. Pacheco, Murli Tirumala. Parameterized architecture-level dynamic thermal models for multicore microprocessors |
| 0 | -- | 0 | Seongnam Kwon, Soonhoi Ha. Serialized parallel code generation framework for MPSoC |
| 0 | -- | 0 | Mingxuan Yuan, Zonghua Gu, Xiuqiang He, Xue Liu, Lei Jiang. Hardware/software partitioning and pipelined scheduling on runtime reconfigurable FPGAs |
| 0 | -- | 0 | Peter Jamieson, Tobias Becker, Peter Y. K. Cheung, Wayne Luk, Tero Rissa, Teemu Pitkänen. Benchmarking and evaluating reconfigurable architectures targeting the mobile domain |
| 0 | -- | 0 | Pedro Reviriego, Juan Antonio Maestro, Chris J. Bleakley. Reliability analysis of memories protected with BICS and a per-word parity bit |
| 0 | -- | 0 | Gianpiero Cabodi, Luciano Lavagno, Marco Murciano, Alex Kondratyev, Yosinori Watanabe. Speeding-up heuristic allocation, scheduling and binding with SAT-based abstraction/refinement techniques |
| 0 | -- | 0 | Gunar Schirner, Andreas Gerstlauer, Rainer Dömer. Fast and accurate processor models for efficient MPSoC design |
| 0 | -- | 0 | Somnath Paul, Hamid Mahmoodi, Swarup Bhunia. Low-overhead ::::F::::::::::max:::::: calibration at multiple operating points using delay-sensitivity-based path selection |
| 0 | -- | 0 | Naehyuck Chang, Jörg Henkel. Call for papers ACM transactions on design automation of electronic systems (TODAES) special section on low-power electronics and design |