A parallel pipelined processor with conditional instruction execution

Rod Adams, Gordon B. Steven. A parallel pipelined processor with conditional instruction execution. SIGARCH Computer Architecture News, 19(1):135-142, 1991. [doi]

Abstract

Abstract is missing.