An architecture for a DSP field-programmable gate array

M. Agarwala, Poras T. Balsara. An architecture for a DSP field-programmable gate array. IEEE Trans. VLSI Syst., 3(1):136-141, 1995. [doi]

Abstract

Abstract is missing.