An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Ankur Agiwal, Montek Singh. An architecture and a wrapper synthesis approach for multi-clock latency-insensitive systems. In 2005 International Conference on Computer-Aided Design (ICCAD 05), November 6-10, 2005, San Jose, CA, USA. pages 1006-1013, IEEE Computer Society, 2005.

This author has not been identified. Look up 'Ankur Agiwal' in GoogleThis author has not been identified. Look up 'Montek Singh' in Google

runs on WebDSL