Multi-Clock Latency-Insensitive Architecture and Wrapper Synthesis

Ankur Agiwal, Montek Singh. Multi-Clock Latency-Insensitive Architecture and Wrapper Synthesis. Electronic Notes in Theoretical Computer Science, 146(2):5-28, 2006. [doi]

Abstract

Abstract is missing.