A diagrammatic approach to multi-level logic synthesis

Sheldon B. Akers Jr.. A diagrammatic approach to multi-level logic synthesis. In Proceedings of the Fifth Annual Symposium on Switching Circuit Theory and Logical Design, 11-13 November 1964, Princeton, New Jersey, USA. pages 165-173, IEEE, 1964.

Abstract

Abstract is missing.