A 1-V CMOS output stage with high linearity

Walter Aloisi, Gianluca Giustolisi, Gaetano Palumbo. A 1-V CMOS output stage with high linearity. In ISCAS (3). pages 225-228, 2003. [doi]

Abstract

Abstract is missing.