Establishing latch correspondence for embedded circuits of PowerPC microprocessors

Himyanshu Anand, Jayanta Bhadra, Alper Sen 0001, Magdy S. Abadir, Kenneth G. Davis. Establishing latch correspondence for embedded circuits of PowerPC microprocessors. In Tenth IEEE International High-Level Design Validation and Test Workshop 2005, Napa Valley, CA, USA, November 30 - December 2, 2005. pages 37-44, IEEE Computer Society, 2005. [doi]

No reviews for this publication, yet.