A Coarse-Grained FPGA Architecture for High-Performance FIR Filtering

James R. Anderson, Siddharth Sheth, Kaushik Roy. A Coarse-Grained FPGA Architecture for High-Performance FIR Filtering. In FPGA. pages 234-244, 1998. [doi]

No reviews for this publication, yet.