Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems

Caaliph Andriamisaina, Bertrand Le Gal, Emmanuel Casseau. Bit-Width Optimizations for High-Level Synthesis of Digital Signal Processing Systems. In Proceedings of the IEEE Workshop on Signal Processing Systems, SiPS 2006, Proceedings, October 2-4, 2006, Banff, Alberta, Canada. pages 280-285, IEEE, 2006. [doi]

Abstract

Abstract is missing.