The following publications are possibly variants of this publication:
- Device-Aware Test for Back-Hopping Defects in STT-MRAMsSicong Yuan, Mottaqiallah Taouil, Moritz Fieback, Hanzhi Xun, Erik Jan Marinissen, Gouri Sankar Kar, Sidharth Rao, Sebastien Couet, Said Hamdioui. date 2023: 1-6 [doi]
- Electrical Modeling of STT-MRAM DefectsLizhou Wu, Mottaqiallah Taouil, Siddharth Rao, Erik Jan Marinissen, Said Hamdioui. itc 2018: 1-10 [doi]
- STT-MRAM Stochastic and Defects-aware DTCO for Last Level Cache at Advanced Process NodesF. GarcĂa-Redondo, S. Rao, M. Gupta, Manu Perumkunnil, Y. Xiang, D. Abdi, Simon Van Beek, S. Couet, Marie Garcia Bardon. essderc 2023: 97-100 [doi]
- Defect and Fault Modeling Framework for STT-MRAM TestingLizhou Wu, Siddharth Rao, Mottaqiallah Taouil, Guilherme Cardoso Medeiros, Moritz Fieback, Erik Jan Marinissen, Gouri Sankar Kar, Said Hamdioui. tetc, 9(2):707-723, 2021. [doi]