Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM

Trong Huynh Bao, Sushil Sakhare, Julien Ryckaert, Dmitry Yakimets, Abdelkarim Mercha, Diederik Verkest, Aaron Voon-Yew Thean, Piet Wambacq. Design technology co-optimization for enabling 5nm gate-all-around nanowire 6T SRAM. In 2015 International Conference on IC Design & Technology, ICICDT 2015, Leuven, Belgium, June 1-3, 2015. pages 1-4, IEEE, 2015. [doi]

Authors

Trong Huynh Bao

This author has not been identified. Look up 'Trong Huynh Bao' in Google

Sushil Sakhare

This author has not been identified. Look up 'Sushil Sakhare' in Google

Julien Ryckaert

This author has not been identified. Look up 'Julien Ryckaert' in Google

Dmitry Yakimets

This author has not been identified. Look up 'Dmitry Yakimets' in Google

Abdelkarim Mercha

This author has not been identified. Look up 'Abdelkarim Mercha' in Google

Diederik Verkest

This author has not been identified. Look up 'Diederik Verkest' in Google

Aaron Voon-Yew Thean

This author has not been identified. Look up 'Aaron Voon-Yew Thean' in Google

Piet Wambacq

This author has not been identified. Look up 'Piet Wambacq' in Google