Ultra low voltage and high speed CMOS flip-flop using floating-gates

Yngvar Berg. Ultra low voltage and high speed CMOS flip-flop using floating-gates. In 18th IEEE/IFIP VLSI-SoC 2010, IEEE/IFIP WG 10.5 International Conference on Very Large Scale Integration of System-on-Chip, Madrid, Spain, 27-29 September 2010. pages 111-114, IEEE, 2010. [doi]

Abstract

Abstract is missing.