An area-efficient 6T-SRAM based Compute-In-Memory architecture with reconfigurable SAR ADCs for energy-efficient deep neural networks in edge ML applications - researchr publication

researchr

You are not signed in
Sign in
Sign up

Avishek Biswas, Hetul Sanghvi, Mahesh Mehendale, G. Preet. An area-efficient 6T-SRAM based Compute-In-Memory architecture with reconfigurable SAR ADCs for energy-efficient deep neural networks in edge ML applications. In IEEE Custom Integrated Circuits Conference, CICC 2022, Newport Beach, CA, USA, April 24-27, 2022. pages 1-2, IEEE, 2022. [doi]

Abstract is missing.

runs on WebDSL