A VLSI Design Design-Synthesis Methodology at the transistor Layout Level

Nikolaos G. Bourbakis, Mohammad Mortazavi. A VLSI Design Design-Synthesis Methodology at the transistor Layout Level. Transactions of the SDPS, 9(3):63-85, 2005. [doi]

Abstract

Abstract is missing.