Verification of Asynchronous Circuits using Timed Automata

Marius Bozga, Hou Jianmin, Oded Maler, Sergio Yovine. Verification of Asynchronous Circuits using Timed Automata. Electronic Notes in Theoretical Computer Science, 65(6):47-59, 2002. [doi]

Abstract

Abstract is missing.