Yue Cao, Yuanyuan Han, Keji Zhou, Chengshuo Yu, Tianci Cai, Jianguo Yang. A Refresh-Reduction Digital eDRAM CIM Macro using Asymmetric Error Tolerance Scheme. In IEEE International Symposium on Circuits and Systems, ISCAS 2025, London, United Kingdom, May 25-28, 2025. pages 1-5, IEEE, 2025. [doi]
Abstract is missing.