A scalable architecture for VLSI test

Ed Chang, David Cheung, Robert E. Huston, Jim Seaton, Gary Smith. A scalable architecture for VLSI test. In Proceedings IEEE International Test Conference 1998, Washington, DC, USA, October 18-22, 1998. pages 500-506, IEEE Computer Society, 1998. [doi]

Abstract

Abstract is missing.