Paged cache: an efficient partition architecture for reducing power, area and access time

Yen-Jen Chang, Feipei Lai. Paged cache: an efficient partition architecture for reducing power, area and access time. In IEEE Asia Pacific Conference on Circuits and Systems 2002, APCCAS 2002, Singapore, 16-18 December 2002. pages 473-478, IEEE, 2002. [doi]

Abstract

Abstract is missing.