A Low-Power Multiplier With the Spurious Power Suppression Technique

Kuan-Hung Chen, Yuan-Sun Chu. A Low-Power Multiplier With the Spurious Power Suppression Technique. IEEE Trans. VLSI Syst., 15(7):846-850, 2007. [doi]

Abstract

Abstract is missing.