Design of Resistive Synaptic Array for Implementing On-Chip Sparse Learning

Pai-Yu Chen, Ligang Gao, Shimeng Yu. Design of Resistive Synaptic Array for Implementing On-Chip Sparse Learning. IEEE Trans. Multi-Scale Computing Systems, 2(4):257-264, 2016. [doi]

Abstract

Abstract is missing.