An Adaptive-Rate Error Correction Scheme for NAND Flash Memory

Te-Hsuan Chen, Yu-Ying Hsiao, Yu-Tsao Hsing, Cheng-Wen Wu. An Adaptive-Rate Error Correction Scheme for NAND Flash Memory. In 27th IEEE VLSI Test Symposium, VTS 2009, May 3-7, 2009, Santa Cruz, California, USA. pages 53-58, IEEE Computer Society, 2009. [doi]

References

No references recorded for this publication.

Cited by

No citations of this publication recorded.