The following publications are possibly variants of this publication:
- Efficient probing schemes for fine-pitch pads of InFO wafer-level chip-scale packageYu-Chieh Huang, Bing-Yang Lin, Cheng-Wen Wu, Mincent Lee, Hao Chen, Hung-Chih Lin, Ching-Nen Peng, Min-Jer Wang. dac 2016: 58 [doi]
- Cyclic bending reliability of wafer-level chip-scale packagesYi-Shao Lai, Tong Hong Wang, Han-Hui Tsai, Ming-Hwa R. Jen. mr, 47(1):111-117, 2007. [doi]
- Investigation of electromigration reliability of redistribution lines in wafer-level chip-scale packagesChin-Li Kao, Tei-Chen Chen, Yi-Shao Lai, Ying-Ta Chiu. mr, 54(11):2471-2478, 2014. [doi]
- Moisture absorption and desorption in wafer level chip scale packagesKirsten Rongen, A. Mavinkurve, M. Chen, P. J. van der Wel, F. Swartjes, R. T. H. Rongen. mr, 55(9-10):1872-1876, 2015. [doi]
- Fan-out wafer level chip scale package testingHao Chen, Hung-Chih Lin, Min-Jer Wang. itc-asia 2017: 84-89 [doi]
- Test Cost Reduction Methodology for InFO Wafer-Level Chip-Scale PackageKai-li Wang, Bing-Yang Lin, Cheng-Wen Wu, Mincent Lee, Hao Chen, Hung-Chih Lin, Ching-Nen Peng, Min-Jer Wang. dt, 34(3):50-58, 2017. [doi]
- Optimal design towards enhancement of board-level thermomechanical reliability of wafer-level chip-scale packagesYi-Shao Lai, Tong Hong Wang. mr, 47(1):104-110, 2007. [doi]
- Structural design optimization for board-level drop reliability of wafer-level chip-scale packagesTsung-Yueh Tsai, Yi-Shao Lai, Chang-Lin Yeh, Rong-Sheng Chen. mr, 48(5):757-762, 2008. [doi]