Fully-integrated 40-Gb/s pulse pattern generator and bit-error-rate tester chipsets in 65-nm CMOS technology - researchr publication authors

researchr

You are not signed in
Sign in
Sign up

Guan-Sing Chen, Chin-Yang Wu, Chen-Lun Lin, Hao-Wei Hung, Jri Lee. Fully-integrated 40-Gb/s pulse pattern generator and bit-error-rate tester chipsets in 65-nm CMOS technology. In IEEE Asian Solid-State Circuits Conference, A-SSCC 2014, KaoHsiung, Taiwan, November 10-12, 2014. pages 109-112, IEEE, 2014. [doi]

This author has not been identified. Look up 'Guan-Sing Chen' in GoogleThis author has not been identified. Look up 'Chin-Yang Wu' in GoogleThis author has not been identified. Look up 'Chen-Lun Lin' in GoogleThis author has not been identified. Look up 'Hao-Wei Hung' in GoogleThis author has not been identified. Look up 'Jri Lee' in Google

runs on WebDSL