A High Performance, Low Energy, Compact Masked 128-Bit AES in 22nm CMOS Technology - researchr publication

researchr

You are not signed in
Sign in
Sign up

Yuan-Hsi Chou, Shih-Lien Lu. A High Performance, Low Energy, Compact Masked 128-Bit AES in 22nm CMOS Technology. In International Symposium on VLSI Design, Automation and Test, VLSI-DAT 2019, Hsinchu, Taiwan, April 22-25, 2019. pages 1-4, IEEE, 2019. [doi]

Abstract is missing.

runs on WebDSL