Speedy FPGA-based packet classifiers with low on-chip memory requirements

Chih-Hsun Chou, Fong Pong, Nian-Feng Tzeng. Speedy FPGA-based packet classifiers with low on-chip memory requirements. In Katherine Compton, Brad L. Hutchings, editors, Proceedings of the ACM/SIGDA 20th International Symposium on Field Programmable Gate Arrays, FPGA 2012, Monterey, California, USA, February 22-24, 2012. pages 11-20, ACM, 2012. [doi]

Bibliographies