Clock synthesis design

Jan Craninckx. Clock synthesis design. In IEEE International Solid-State Circuits Conference, ISSCC 2009, Digest of Technical Papers, San Francisco, CA, USA, 8-12 February, 2009. pages 510, IEEE, 2009. [doi]

Abstract

Abstract is missing.