A chaos-based pseudo-random bit generator implemented in FPGA device

Pawel Dabal, Ryszard Pelka. A chaos-based pseudo-random bit generator implemented in FPGA device. In Rolf Kraemer, Adam Pawlak, Andreas Steininger, Mario Schölzel, Jaan Raik, Heinrich Theodor Vierhaus, editors, 14th IEEE International Symposium on Design and Diagnostics of Electronic Circuits & Systems, DDECS 2011, Cottbus, Germany, April 13-15, 2011. pages 151-154, IEEE, 2011. [doi]

Abstract

Abstract is missing.