Transistor-level estimation of worst-case delays in MOS VLSI circuits

Michel Dagenais, Serge Gaiotti, Nicholas C. Rumin. Transistor-level estimation of worst-case delays in MOS VLSI circuits. IEEE Trans. on CAD of Integrated Circuits and Systems, 11(3):384-395, 1992. [doi]

Abstract

Abstract is missing.